## MCP4921/4922

## 12-Bit DAC with SPI ${ }^{\text {TM }}$ Interface

## Features

- 12-Bit Resolution
- $\pm 0.2$ LSB DNL (typ)
- $\pm 2$ LSB INL (typ)
- Single or Dual Channel
- Rail-to-Rail Output
- SPI ${ }^{\text {TM }}$ Interface with 20 MHz Clock Support
- Simultaneous Latching of the Dual DACs w/ $\overline{\text { LDAC }}$
- Fast Settling Time of $4.5 \mu \mathrm{~s}$
- Selectable Unity or $2 x$ Gain Output
- 450 kHz Multiplier Mode
- External $\mathrm{V}_{\text {REF }}$ Input
- 2.7V to 5.5V Single-Supply Operation
- Extended Temperature Range: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$


## Applications

- Set Point or Offset Trimming
- Sensor Calibration
- Digitally-Controlled Multiplier/Divider
- Portable Instrumentation (Battery-Powered)
- Motor Feedback Loop Control


## Block Diagram



## Description

The Microchip Technology Inc. MCP492X are 2.7 5.5V, low-power, low DNL, 12-Bit Digital-to-Analog Converters (DACs) with optional $2 x$ buffered output and SPI interface.
The MCP492X are DACs that provide high accuracy and low noise performance for industrial applications where calibration or compensation of signals (such as temperature, pressure and humidity) are required.
The MCP492X are available in the extended temperature range and PDIP, SOIC, MSOP and TSSOP packages.
The MCP492X devices utilize a resistive string architecture, with its inherent advantages of low DNL error, low ratio metric temperature coefficient and fast settling time. These devices are specified over the extended temperature range. The MCP492X include doublebuffered inputs, allowing simultaneous updates using the $\overline{\text { LDAC }}$ pin. These devices also incorporate a Power-On Reset (POR) circuit to ensure reliable power-up.

## Package Types



14-Pin PDIP, SOIC, TSSOP

| $V_{\text {DD }} 1$ | $\checkmark$ | $14 \mathrm{~V}_{\text {OUTA }}$ |
| :---: | :---: | :---: |
| NC 2 |  | 13 V REFA |
| $\overline{\mathrm{CS}} 3$ | $\bigcirc$ | 12 AV SS |
| SCK 4 | 7 | ${ }_{11} \mathrm{~V}_{\text {REFB }}$ |
| SDI 5 | N | $10 \mathrm{~V}_{\text {OUtB }}$ |
| NC 6 |  | 9 SHDN |
| NC 7 |  | 8 LDAC |

### 1.0 ELECTRICAL CHARACTERISTICS

| Absolute Maximum Ratings † |
| :---: |
|  |
| All inputs and outputs w.r.t ............. $\mathrm{AV}^{\text {SS }}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Current at Input Pins ............................................ $\pm 2 \mathrm{~mA}$ |
| Current at Supply Pins ......................................... $\pm 50 \mathrm{~mA}$ |
| Current at Output Pins ........................................ $\pm 25 \mathrm{~mA}$ |
| Storage temperature ................................ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Ambient temp. with power applied ............... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| ESD protection on all pins .......... $\geq 4 \mathrm{kV}$ (HBM), $\geq 400 \mathrm{~V}$ (MM) |
| aximum Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) ....................... 150 |

$\dagger$ Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

## 5V AC/DC CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{AV}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=2.048 \mathrm{~V}$, output buffer gain $(\mathrm{G})=2 \mathrm{x}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega$ to GND, $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$. Typical values at $+25^{\circ} \mathrm{C}$.

| Parameters | Sym | Min | Typ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Requirements |  |  |  |  |  |  |
| Input Voltage <br> Input Current - MCP4921 <br> - MCP4922 | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}} \\ & \mathrm{I}_{\mathrm{DD}} \end{aligned}$ | 2.7 - - | $\begin{aligned} & \text { - } \\ & 175 \\ & 350 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 350 \\ & 700 \end{aligned}$ | $\mu \mathrm{A}$ | Input unbuffered, digital inputs grounded, output unloaded, code at $0 \times 000$ |
| Hardware Shutdown Current | $\mathrm{I}_{\text {SHDN }}$ | - | 0.3 | 2 | $\mu \mathrm{A}$ |  |
| Software Shutdown Current | $I_{\text {SHDN_SW }}$ | - | 3.3 | 6 | $\mu \mathrm{A}$ |  |
| Power-on-Reset Threshold | $\mathrm{V}_{\text {POR }}$ | - | 2.0 | - | V |  |
| DC Accuracy |  |  |  |  |  |  |
| Resolution | n | 12 | - | - | Bits |  |
| INL Error | INL | -12 | 2 | 12 | LSB |  |
| DNL | DNL | -0.75 | $\pm 0.2$ | +0.75 | LSB | Device is Monotonic |
| Offset Error | $\mathrm{V}_{\text {OS }}$ | - | $\pm 0.02$ | 1 | \% of FSR | Code 0x000h |
| Offset Error Temperature | $\mathrm{V}_{\mathrm{OS}} /{ }^{\circ} \mathrm{C}$ | - | 0.16 | - | ppm/ ${ }^{\circ} \mathrm{C}$ | $-45^{\circ} \mathrm{C}$ to $25^{\circ} \mathrm{C}$ |
| Coefficient |  | - | -0.44 | - | ppm $/{ }^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| Gain Error | $g_{E}$ | - | -0.10 | 1 | \% of FSR | Code 0xFFFh, not including offset error. |
| Gain Error Temperature Coefficient | $\Delta \mathrm{G} /{ }^{\circ} \mathrm{C}$ | - | -3 | - | ppm $/{ }^{\circ} \mathrm{C}$ |  |
| Input Amplifier ( $\mathrm{V}_{\text {REF }}$ Input) |  |  |  |  |  |  |
| Input Range - Buffered Mode | $\mathrm{V}_{\text {REF }}$ | 0.040 | - | $V_{D D}-0.040$ | V | Note 1 |
| Input Range - Unbuffered <br> Mode | $\mathrm{V}_{\text {REF }}$ | 0 | - | $V_{\text {DD }}$ | V | $\begin{aligned} & \text { Code }=2048 \\ & V_{\text {REF }}=0.2 v p-p, f=100 \mathrm{~Hz} \text { and } 1 \mathrm{kHz} \end{aligned}$ |
| Input Impedance | $\mathrm{R}_{\text {VREF }}$ | - | 165 | - | $\mathrm{k} \Omega$ | Unbuffered Mode |
| Input Capacitance Unbuffered Mode | $\mathrm{C}_{\text {VREF }}$ | - | 7 | - | pF |  |
| Multiplier Mode -3 dB Bandwidth | $\mathrm{f}_{\text {VREF }}$ | - | 450 | - | kHz | $\mathrm{V}_{\text {REF }}=2.5 \mathrm{~V} \pm 0.2 \mathrm{Vp-p}$, Unbuffered, $G=1$ |
|  | $\mathrm{f}_{\text {VREF }}$ | - | 400 | - | kHz | $\mathrm{V}_{\text {REF }}=2.5 \mathrm{~V} \pm 0.2 \mathrm{Vp}-\mathrm{p}$, Unbuffered, $G=2$ |
| Multiplier Mode Total Harmonic Distortion | THD ${ }_{\text {VREF }}$ | - | -73 | - | dB | $\begin{aligned} & \mathrm{V}_{\mathrm{REF}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{Vp}-\mathrm{p}, \\ & \text { Frequency }=1 \mathrm{kHz} \\ & \hline \end{aligned}$ |

Note 1: By design, not production tested.
2: Too small to quantify.

## 5V AC/DC CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise indicated, $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{AV}$ SS $=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=2.048 \mathrm{~V}$, output buffer gain $(\mathrm{G})=2 \mathrm{x}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega$ to GND, $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$. Typical values at $+25^{\circ} \mathrm{C}$.

| Parameters | Sym | Min | Typ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Amplifier |  |  |  |  |  |  |
| Output Swing | $\mathrm{V}_{\text {OUT }}$ | - | $\begin{gathered} 0.010 \\ \text { to } V_{D D} \\ -0.040 \end{gathered}$ | - |  | Accuracy is better than 1 LSB for $\mathrm{V}_{\text {OUT }}=10 \mathrm{mV}$ to $\left(\mathrm{V}_{\mathrm{DD}}-40 \mathrm{mV}\right)$ |
| Phase Margin | $\theta \mathrm{m}$ | - | 66 | - | degrees |  |
| Slew Rate | SR | - | 0.55 | - | V/us |  |
| Short Circuit Current | $\mathrm{I}_{\text {SC }}$ | - | 15 | 24 | mA |  |
| Settling Time | $\mathrm{t}_{\text {settling }}$ | - | 4.5 | - | $\mu \mathrm{s}$ | Within $1 / 2$ LSB of final value from $1 / 4$ to $3 / 4$ full-scale range |
| Dynamic Performance |  |  |  |  |  |  |
| DAC-to-DAC Crosstalk |  | - | 10 | - | $n \mathrm{~V}$-s | Note 2 |
| Major Code Transition Glitch |  | - | 45 | - | nV -s | 1 LSB change around major carry (0111... 1111 to 1000...0000) |
| Digital Feedthrough |  | - | 10 | - | nV -s | Note 2 |
| Analog Crosstalk |  | - | 10 | - | nV -s | Note 2 |

Note 1: By design, not production tested.
2: Too small to quantify.

## 3V AC/DC CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}, \mathrm{AV}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=2.048 \mathrm{~V}$ external, output buffer gain $(\mathrm{G})=1 \mathrm{x}$, $R_{L}=5 \mathrm{k} \Omega$ to $\mathrm{GND}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$. Typical values at $25^{\circ} \mathrm{C}$

| Parameters | Sym | Min | Typ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Requirements |  |  |  |  |  |  |
| Input Voltage | $V_{D D}$ | 2.7 | - | 5.5 |  |  |
| Input Current - MCP4921 <br> - MCP4922 | IDD | - | $\begin{aligned} & 125 \\ & 250 \end{aligned}$ | $\begin{aligned} & 250 \\ & 500 \end{aligned}$ | $\mu \mathrm{A}$ | Input unbuffered, digital inputs grounded, output unloaded, code at 0x000 |
| Hardware Shutdown Current | $I_{\text {SHDN }}$ | - | 0.25 | 2 | $\mu \mathrm{A}$ |  |
| Software Shutdown Current | ISHDN_SW | - | 2 | 6 | $\mu \mathrm{A}$ |  |
| Power-On Reset threshold | $\mathrm{V}_{\mathrm{POR}}$ | - | 2.0 | - | V |  |
| DC Accuracy |  |  |  |  |  |  |
| Resolution | n | 12 | - | - | Bits |  |
| INL Error | INL | -12 | $\pm 3$ | +12 | LSB |  |
| DNL | DNL | -0.75 | $\pm 0.3$ | +0.75 | LSB | Device is Monotonic |
| Offset Error | $\mathrm{V}_{\mathrm{OS}}$ | - | $\pm 0.02$ | 1 | \% of FSR | Code 0x000h |
| Offset Error Temperature | $\mathrm{V}_{\mathrm{OS}}{ }^{1} \mathrm{C}$ | - | 0.5 | - | ppm $/{ }^{\circ} \mathrm{C}$ | $-45^{\circ} \mathrm{C}$ to $25^{\circ} \mathrm{C}$ |
|  |  | - | -0.77 | - | ppm $/{ }^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| Gain Error |  | - | -0.15 | 1 | \% of FSR | Code 0xFFFh, not including offset error. |
| Gain Error Temperature Coefficient | $\Delta \mathrm{G} /{ }^{\circ} \mathrm{C}$ | - | -3 | - | ppm $/{ }^{\circ} \mathrm{C}$ |  |
| Input Amplifier ( $\mathrm{V}_{\text {REF }}$ Input) |  |  |  |  |  |  |
| Input Range - Buffered Mode | $V_{\text {REF }}$ | 0.040 | - | $\mathrm{V}_{\text {DD }}-0.040$ | V | Note 1 |
| Input Range - Unbuffered Mode | $V_{\text {REF }}$ | 0 | - | $\mathrm{V}_{\mathrm{DD}}$ | V | $\begin{aligned} & \text { Code }=2048, \\ & V_{\text {REF }}=0.2 v p-p, f=100 \mathrm{~Hz} \text { and } 1 \mathrm{kHz} \end{aligned}$ |
| Input Impedance | $\mathrm{R}_{\text {VREF }}$ | - | 165 | - | k $\Omega$ | Unbuffered Mode |

Note 1: By design, not production tested.
2: Too small to quantify.

## 3V AC/DC CHARACTERISTICS (CONTINUED)

| Electrical Specifications: Unless otherwise indicated, $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}, \mathrm{AV}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=2.048 \mathrm{~V}$ external, output buffer gain $(\mathrm{G})=1 \mathrm{x}$, $\mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega$ to $\mathrm{GND}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$. Typical values at $25^{\circ} \mathrm{C}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym | Min | Typ | Max | Units | Conditions |
| Input Capacitance Unbuffered Mode | $\mathrm{C}_{\text {VREF }}$ | - | 7 | - | pF |  |
| Multiplier Mode -3 dB Bandwidth <br> Multiplier Mode Total Harmonic Distortion | $f_{\text {VREF }}$ <br> f VREF <br> THD ${ }_{\text {vREF }}$ | - - - | $\begin{aligned} & 440 \\ & 390 \\ & -73 \end{aligned}$ | - - - | kHz <br> kHz <br> dB | $\begin{aligned} & \mathrm{V}_{\text {REF }}=2.048 \mathrm{~V} \pm 0.1 \mathrm{Vp}-\mathrm{p}, \text { unbuffered, } \\ & \mathrm{G}=1 \\ & \mathrm{~V}_{\mathrm{REF}}=2.048 \mathrm{~V} \pm 0.1 \mathrm{Vp}-\mathrm{p}, \text { unbuffered, } \\ & \mathrm{G}=2 \\ & \mathrm{~V}_{\text {REF }}=2.5 \mathrm{~V} \pm 0.1 \mathrm{Vp}-\mathrm{p}, \\ & \text { Frequency }=1 \mathrm{kHz} \end{aligned}$ |
| Output Amplifier |  |  |  |  |  |  |
| Output Swing <br> Phase Margin <br> Slew Rate <br> Short Circuit Current <br> Settling Time | $\mathrm{V}_{\text {OUT }}$ <br> $\theta \mathrm{m}$ <br> SR <br> $I_{S C}$ <br> $\mathrm{t}_{\text {settling }}$ | - | $\begin{array}{\|c} \hline 0.010 \\ \text { to } \mathrm{V}_{\mathrm{DD}} \\ -0.040 \\ 66 \\ 0.55 \\ 14 \\ 4.5 \end{array}$ | - 24 | degrees <br> V/us <br> mA <br> $\mu \mathrm{s}$ | Accuracy is better than 1 LSB for $\mathrm{V}_{\text {OUT }}=10 \mathrm{mV}$ to $\left(\mathrm{V}_{\mathrm{DD}}-40 \mathrm{mV}\right)$ <br> Within $1 / 2$ LSB of final value from $1 / 4$ to $3 / 4$ full-scale range |
| Dynamic Performance |  |  |  |  |  |  |
| DAC-to-DAC Crosstalk Major Code Transition Glitch <br> Digital Feedthrough <br> Analog Crosstalk |  | - | $\begin{aligned} & 10 \\ & 45 \\ & 10 \\ & 10 \end{aligned}$ | - - - | $n V-s$ <br> nV -s <br> nV-s <br> nV-s | Note 2 <br> 1 LSB change around major carry (0111... 1111 to 1000...0000) <br> Note 2 <br> Note 2 |

Note 1: By design, not production tested.
2: Too small to quantify.

## 5V EXTENDED TEMPERATURE SPECIFICATIONS

Electrical Specifications: Unless otherwise indicated, $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{AV}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=2.048 \mathrm{~V}$, output buffer gain $(\mathrm{G})=2 \mathrm{x}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega$ to GND, $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$. Typical values at $+125^{\circ} \mathrm{C}$ by characterization or simulation.

| Parameters | Sym | Min | Typ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Requirements |  |  |  |  |  |  |
| Input Voltage | $V_{D D}$ | 2.7 | - | 5.5 |  |  |
| Input Current - MCP4921 <br> - MCP4922 | $I_{\text {DD }}$ | - | $\begin{aligned} & 200 \\ & 400 \end{aligned}$ | - | $\mu \mathrm{A}$ | Input unbuffered, digital inputs grounded, output unloaded, code at $0 \times 000$ |
| Hardware Shutdown Current | $\mathrm{I}_{\text {SHDN }}$ | - | 1.5 | - | $\mu \mathrm{A}$ |  |
| Software Shutdown Current | ISHDN_SW | - | 5 | - | $\mu \mathrm{A}$ |  |
| Power-On Reset threshold | $\mathrm{V}_{\text {POR }}$ | - | 1.85 | - | V |  |
| DC Accuracy |  |  |  |  |  |  |
| Resolution | n | 12 | - | - | Bits |  |
| INL Error | INL | - | $\pm 4$ | - | LSB |  |
| DNL | DNL | - | $\pm 0.25$ | - | LSB | Device is Monotonic |
| Offset Error | $\mathrm{V}_{\mathrm{OS}}$ | - | $\pm 0.02$ | - | \% of FSR | Code 0x000h |
| Offset Error Temperature Coefficient | $\mathrm{V}_{\mathrm{OS}} /{ }^{\circ} \mathrm{C}$ | - | -5 | - | ppm $/{ }^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

Note 1: By design, not production tested.
2: Too small to quantify.

## 5V EXTENDED TEMPERATURE SPECIFICATIONS (CONTINUED)

Electrical Specifications: Unless otherwise indicated, $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{AV}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=2.048 \mathrm{~V}$, output buffer gain $(\mathrm{G})=2 \mathrm{x}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega$ to $\mathrm{GND}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$. Typical values at $+125^{\circ} \mathrm{C}$ by characterization or simulation.

| Parameters | Sym | Min | Typ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Gain Error <br> Gain Error Temperature Coefficient | $\mathrm{g}_{\mathrm{E}}$ <br> $\Delta \mathrm{G} /{ }^{\circ} \mathrm{C}$ | - | $\begin{gathered} \hline-0.10 \\ -3 \end{gathered}$ | - | $\begin{gathered} \hline \% \text { of } \mathrm{FSR} \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \end{gathered}$ | Code 0xFFFh, not including offset error |
| Input Amplifier ( $\mathbf{V}_{\text {REF }}$ Input) |  |  |  |  |  |  |
| Input Range - Buffered Mode | $\mathrm{V}_{\text {REF }}$ | - | $\begin{gathered} 0.040 \text { to } \\ V_{\mathrm{DD}}- \\ 0.040 \end{gathered}$ | - | V | Note 1 $\begin{aligned} & \text { Code }=2048, \\ & V_{\text {REF }}=0.2 v p-p, f=100 \mathrm{~Hz} \text { and } 1 \mathrm{kHz} \end{aligned}$ |
| Input Range - Unbuffered Mode | $\mathrm{V}_{\text {REF }}$ | 0 | - | $\mathrm{V}_{\mathrm{DD}}$ | V |  |
| Input Impedance | $\mathrm{R}_{\text {VREF }}$ | - | 174 | - | $\mathrm{k} \Omega$ | Unbuffered Mode |
| Input Capacitance Unbuffered Mode | $\mathrm{C}_{\text {VREF }}$ | - | 7 | - | pF |  |
| Multiplying Mode -3 dB Bandwidth | $f_{\text {VREF }}$ | - | 450 | - | kHz | $\mathrm{V}_{\text {REF }}=2.5 \mathrm{~V} \pm 0.1 \mathrm{Vp}-\mathrm{p}$, Unbuffered, $\mathrm{G}=1$ |
|  | $f_{\text {VREF }}$ | - | 400 | - | kHz | $\mathrm{V}_{\mathrm{REF}}=2.5 \mathrm{~V} \pm 0.1 \mathrm{Vp}-\mathrm{p}$, Unbuffered, $\mathrm{G}=2$ |
| Multiplying Mode - Total Harmonic Distortion | THD ${ }_{\text {VREF }}$ | - | - | - | dB | $\begin{aligned} & \mathrm{V}_{\mathrm{REF}}=2.5 \mathrm{~V} \pm 0.1 \mathrm{Vp}-\mathrm{p}, \\ & \text { Frequency }=1 \mathrm{kHz} \end{aligned}$ |
| Output Amplifier |  |  |  |  |  |  |
| Output Swing | $\mathrm{V}_{\text {OUT }}$ | - | $\begin{gathered} 0.010 \text { to } \\ V_{D D}- \\ 0.040 \end{gathered}$ | - |  | Accuracy is better than 1 LSB for $\mathrm{V}_{\text {OUT }}=10 \mathrm{mV}$ to $\left(\mathrm{V}_{\mathrm{DD}}-40 \mathrm{mV}\right)$ |
| Phase Margin | $\theta \mathrm{m}$ | - | 66 | - | degrees |  |
| Slew Rate | SR | - | 0.55 | - | V/ $/ \mathrm{s}$ |  |
| Short Circuit Current | $\mathrm{I}_{\text {Sc }}$ | - | 17 | - | mA |  |
|  | $\mathrm{t}_{\text {settling }}$ | - | 4.5 | - | $\mu \mathrm{s}$ | Within $1 / 2$ LSB of final value from $1 / 4$ to $3 / 4$ full-scale range |
| Dynamic Performance |  |  |  |  |  |  |
| DAC to DAC Crosstalk |  | - | 10 | - | $n \mathrm{~V}$-s | Note 2 |
| Major Code Transition Glitch |  | - | 45 | - | $n \mathrm{~V}$-s | 1 LSB change around major carry (0111... 1111 to 1000...0000) |
| Digital Feedthrough |  | - | 10 | - | $n \mathrm{~V}$-s | Note 2 |
| Analog Crosstalk |  | - | 10 | - | nV -s | Note 2 |

Note 1: By design, not production tested.
2: Too small to quantify.

## AC CHARACTERISTICS (SPI TIMING SPECIFICATIONS)

| Electrical Specifications: Unless otherwise indicated, $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}-5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $+125^{\circ} \mathrm{C}$. Typical values are at $+25^{\circ} \mathrm{C}$. |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym | Min | Typ | Max | Units | Conditions |
| Schmitt Trigger High-Level Input Voltage (All digital input pins) | $\mathrm{V}_{\mathrm{IH}}$ | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | - | V |  |
| Schmitt Trigger Low-Level Input Voltage (All digital input pins) | $\mathrm{V}_{\text {IL }}$ | - | - | $\begin{gathered} 0.2 \mathrm{~V}_{\mathrm{D}} \\ \mathrm{D} \end{gathered}$ | V |  |
| Hysteresis of Schmitt Trigger Inputs | $\mathrm{V}_{\mathrm{HYS}}$ | - | $0.05 \mathrm{~V}_{\text {DD }}$ | - |  |  |
| Input Leakage Current | ILEAKAGE | -1 | - | 1 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{\mathrm{SHDN}}=\overline{\mathrm{LDAC}}=\overline{\mathrm{CS}}=\mathrm{SDI}= \\ & \mathrm{SCK}+\mathrm{V}_{\mathrm{REF}}=\mathrm{V}_{\mathrm{DD}} \text { or } \mathrm{AV}_{\mathrm{SS}} \end{aligned}$ |
| Digital Pin Capacitance (All inputs/outputs) | $\mathrm{C}_{\mathrm{IN}}$, Cout | - | 10 | - | pF | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ & \mathrm{f}_{\mathrm{cLK}}=1 \mathrm{MHz}(\text { Note 1) } \end{aligned}$ |
| Clock Frequency | $\mathrm{F}_{\text {CLK }}$ | - | - | 20 | MHz | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ (Note 1) |
| Clock High Time | $\mathrm{t}_{\mathrm{HI}}$ | 15 | - | - | ns | Note 1 |
| Clock Low Time | to | 15 | - | - | ns | Note 1 |
| $\overline{\mathrm{CS}}$ Fall to First Rising CLK Edge | $\mathrm{t}_{\text {CSSR }}$ | 40 | - | - | ns | Applies only when $\overline{\mathrm{CS}}$ falls with CLK high. (Note 1) |
| Data Input Setup Time | $\mathrm{t}_{\text {SU }}$ | 15 | - | - | ns | Note 1 |
| Data Input Hold Time | $\mathrm{t}_{\mathrm{HD}}$ | 10 | - | - | ns | Note 1 |
| SCK Rise to $\overline{\mathrm{CS}}$ Rise Hold Time | $\mathrm{t}_{\mathrm{CHS}}$ | 15 | - | - | ns | Note 1 |
| $\overline{\mathrm{CS}}$ High Time | $\mathrm{t}_{\mathrm{CSH}}$ | 15 | - | - | ns | Note 1 |
| $\overline{\text { LDAC Pulse Width }}$ | $t_{\text {LD }}$ | 100 | - | - | ns | Note 1 |
| $\overline{\text { LDAC Setup Time }}$ | t LS | 40 | - | - | ns | Note 1 |
| SCK Idle Time before $\overline{\mathrm{CS}}$ Fall | tidLE | 40 | - | - | ns | Note 1 |

Note 1: By design and characterization, not production tested.


FIGURE 1-1: SPITM Input Timing.

## TEMPERATURE CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, $\mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{AV}_{\mathrm{SS}}=\mathrm{GND}$.

| Parameters | Sym | Min | Typ | Max | Units | Conditions |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Temperature Ranges |  |  |  |  |  |  |  |
| Specified Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | -40 | - | +125 | ${ }^{\circ} \mathrm{C}$ |  |  |
| Operating Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | -40 | - | +125 | ${ }^{\circ} \mathrm{C}$ | Note 1 |  |
| Storage Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | -65 | - | +150 | ${ }^{\circ} \mathrm{C}$ |  |  |
| Thermal Package Resistances |  |  |  |  |  |  |  |
| Thermal Resistance, 8L-PDIP | $\theta_{\mathrm{JA}}$ | - | 85 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |  |
| Thermal Resistance, 8L-SOIC | $\theta_{\mathrm{JA}}$ | - | 163 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |  |
| Thermal Resistance, 8L-MSOP | $\theta_{\mathrm{JA}}$ | - | 206 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |  |
| Thermal Resistance, 14L-PDIP | $\theta_{\mathrm{JA}}$ | - | 70 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |  |
| Thermal Resistance, 14L-SOIC | $\theta_{\mathrm{JA}}$ | - | 120 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |  |
| Thermal Resistance, 14L-TSSOP | $\theta_{\mathrm{JA}}$ | - | 100 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |  |

Note 1: The MCP492X family of DACs operate over this extended temperature range, but with reduced performance. Operation in this range must not cause $T_{j}$ to exceed the Maximum Junction Temperature of $150^{\circ} \mathrm{C}$.

## MCP4921/4922

### 2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{AV}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=2.048 \mathrm{~V}$, Gain $=2, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$.


FIGURE 2-1: DNL vs. Code.


FIGURE 2-2:
DNL vs. Code and Ambient Temperature.


FIGURE 2-3: DNL vs. Code and VREF Gain=1.


FIGURE 2-4: Absolute DNL vs. Ambient Temperature.


FIGURE 2-5: Absolute DNL vs. Voltage Reference.

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{AV}$ SS $=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=2.048 \mathrm{~V}$, Gain $=2, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$.


FIGURE 2-6:
INL vs. Code and Ambient
Temperature.


FIGURE 2-7:
Absolute INL vs. Ambient
Temperature.


FIGURE 2-8: Absolute INL vs. $V_{\text {REF }}$


FIGURE 2-9: INL vs. Code and $V_{R E F}$


FIGURE 2-10: INL vs. Code.
Note: Single device graph (Figure 2-10) for illustration of 64 code effect.

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{AV}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=2.048 \mathrm{~V}$, Gain $=2$.


FIGURE 2-11: MCP4921 I $\quad$ ID vs. Ambient Temperature and $V_{D D}$.


FIGURE 2-12: MCP4921 IDD Histogram $\left(V_{D D}=2.7 V\right)$.


FIGURE 2-13: MCP4921 I $I_{D D}$ Histogram ( $V_{D D}=5.0 \mathrm{~V}$ ).


FIGURE 2-14: MCP4922 I $I_{D D}$ vs. Ambient Temperature and $V_{D D}$.


FIGURE 2-15: MCP4922 IDD Histogram ( $V_{D D}=2.7 V$ ).


FIGURE 2-16: MCP4922 I $I_{D D}$ Histogram ( $V_{D D}=5.0 \mathrm{~V}$ ).

Note: Unless otherwise indicated, $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{AV}$ SS $=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=2.048 \mathrm{~V}$, Gain $=2, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$.


FIGURE 2-17: Hardware Shutdown Current vs. Ambient Temperature and $V_{D D}$.


FIGURE 2-18: Software Shutdown Current vs. Ambient Temperature and $V_{D D}$.


FIGURE 2-19: Offset Error vs. Ambient Temperature and $V_{D D}$.


FIGURE 2-20: Gain Error vs. Ambient Temperature and $V_{D D}$.


FIGURE 2-21: $\quad V_{I N}$ High Threshold vs Ambient Temperature and $V_{D D}$.


FIGURE 2-22: $\quad V_{I N}$ Low Threshold vs Ambient Temperature and $V_{D D}$.

Note: Unless otherwise indicated, $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{AV}$ SS $=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=2.048 \mathrm{~V}$, Gain $=2, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$.


FIGURE 2-23: Input Hysteresis vs. Ambient Temperature and $V_{D D}$.


FIGURE 2-24: $\quad V_{\text {REF }}$ Input Impedance vs. Ambient Temperature and $V_{D D}$.


FIGURE 2-25: $\quad V_{\text {OUT }}$ High Limit vs. Ambient Temperature and $V_{D D}$.


FIGURE 2-26: $\quad V_{\text {OUT }}$ Low Limit vs. Ambient Temperature and $V_{D D}$.


FIGURE 2-27: I I Ambient Temperature and $V_{D D}$.


FIGURE 2-28: $\quad l_{\text {OUT }}$ vs $V_{\text {OUT }}$ Gain $=1$.

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{AV}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=2.048 \mathrm{~V}$, Gain $=2, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$.


FIGURE 2-29: $\quad V_{\text {OUT }}$ Rise Time 100\%.


FIGURE 2-30: $\quad V_{\text {OUT }}$ Fall Time.


FIGURE 2-31: $\quad V_{\text {OUT }}$ Rise Time 50\%.


FIGURE 2-32: $\quad V_{\text {OUT }}$ Rise Time 25\%-75\%


FIGURE 2-33: $\quad V_{\text {OUT }}$ Rise Time Exit Shutdown.


FIGURE 2-34: PSRR vs. Frequency.

## MCP4921/4922

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{AV}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=2.50 \mathrm{~V}$, Gain $=2, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$.


FIGURE 2-35: Multiplier Mode Bandwidth.
Figure 2-35 calculation:
Attenuation $(\mathrm{dB})=20 \log \left(\mathrm{~V}_{\mathrm{OUT}} / \mathrm{V}_{\mathrm{REF}}\right)-20 \log (\mathrm{G}(\mathrm{D} / 4096))$


FIGURE 2-36: -3 db Bandwidth vs. Worst Codes.

### 3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

## TABLE 3-1: PIN FUNCTION TABLE

| MCP4921 <br> Pin No. | MCP4922 <br> Pin No. | Symbol | Function |
| :---: | :---: | :---: | :---: |
| 1 | 1 | $\mathrm{V}_{\mathrm{DD}}$ | Positive Power Supply Input (2.7V to 5.5V) |
| - | 2 | NC | No Connection |
| 2 | 3 | $\overline{\mathrm{CS}}$ | Chip Select Input |
| 3 | 4 | SCK | Serial Clock Input |
| 4 | 5 | SDI | Serial Data Input |
| - | 6 | NC | No Connection |
| - | 7 | NC | No Connection |
| 5 | 8 | $\overline{\text { LDAC }}$ | Syncronization input used to transfer DAC settings from serial latches to the output latches. |
| - | 9 | $\overline{\text { SHDN }}$ | Hardware Shutdown Input |
| - | 10 | $\mathrm{V}_{\text {OUTB }}$ | $\mathrm{DAC}_{\mathrm{B}}$ Output |
| - | 11 | $\mathrm{V}_{\text {REFB }}$ | $\mathrm{DAC}_{\mathrm{B}}$ Voltage Input ( $\mathrm{AV}_{S S}$ to $\mathrm{V}_{\mathrm{DD}}$ ) |
| 7 | 12 | $\mathrm{AV}_{\text {SS }}$ | Analog ground |
| 6 | 13 | $V_{\text {REFA }}$ | $\mathrm{DAC}_{\mathrm{A}}$ Voltage Input ( $\mathrm{AV}_{S S}$ to $\mathrm{V}_{\mathrm{DD}}$ ) |
| 8 | 14 | $\mathrm{V}_{\text {OUTA }}$ | DAC ${ }_{\text {A }}$ Output |

### 3.1 Positive Power Supply Input ( $\mathrm{V}_{\mathrm{DD}}$ )

$V_{D D}$ is the positive power supply input. The input power supply is relative to $A V_{S S}$ and can range from 2.7 V to 5.5 V . A decoupling capacitor on $\mathrm{V}_{\mathrm{DD}}$ is recommended to achieve maximum performance.

### 3.2 Chip Select ( $\overline{\mathrm{CS}})$

$\overline{\mathrm{CS}}$ is the chip select input, which requires an active-low signal to enable serial clock and data functions.

### 3.3 Serial Clock Input (SCK)

SCK is the SPI compatible serial clock input.

### 3.4 Serial Data Input (SDI)

SDI is the SPI compatible serial data input.

### 3.5 Latch DAC Input (LDAC)

$\overline{\text { LDAC }}$ (the latch DAC syncronization input) transfers the input latch registers to the DAC registers (output latches) when low. Can also be tied low if transfer on the rising edge of $\overline{\mathrm{CS}}$ is desired.

### 3.6 Hardware Shutdown Input ( $\overline{\text { SHDN }}$ )

$\overline{\text { SHDN }}$ is the hardware shutdown input that requires an active-low input signal to configure the DACs in their low-power Standby mode.

### 3.7 DAC ${ }_{\mathrm{x}}$ Outputs ( $\mathrm{V}_{\text {OUTA }}, \mathrm{V}_{\text {OUTB }}$ )

$\mathrm{V}_{\text {OUTA }}$ and $\mathrm{V}_{\text {OUTB }}$ are DAC outputs. The DAC output amplifier drives these pins with a range of $A V_{S S}$ to $V_{D D}$.

### 3.8 $\quad$ DAC $_{\mathrm{x}}$ Voltage Reference Inputs <br> ( $\mathrm{V}_{\mathrm{REFA}}, \mathrm{V}_{\text {REFB }}$ )

$V_{\text {REFA }}$ and $V_{\text {REFB }}$ are DAC voltage reference inputs. The analog signal on these pins is utilized to set the reference voltage on the string DAC. The input signal can range from $\mathrm{AV}_{\mathrm{SS}}$ to $\mathrm{V}_{\mathrm{DD}}$.

### 3.9 Analog Ground ( $\mathrm{AV}_{\mathrm{SS}}$ )

$A V_{S S}$ is the analog ground pin.

### 4.0 GENERAL OVERVIEW

The MCP492X devices are voltage output string DACs. These devices include input amplifiers, rail-to-rail output amplifiers, reference buffers, shutdown and resetmanagement circuitry. Serial communication conforms to the SPI protocol. The MCP492X operates from 2.7V to 5.5 V supplies.
The coding of these devices is straight binary and the ideal output voltage is given by Equation 4-1, where $G$ is the selected gain ( 1 x or 2 x ), $D_{N}$ represents the digital input value and $n$ represents the number of bits of resolution ( $n=12$ ).

EQUATION 4-1: LSB SIZE

$$
V_{O U T}=\frac{V_{R E F} G D_{N}}{2^{n}}
$$

1 LSB is the ideal voltage difference between two successive codes. Table 4-1 illustrates how to calculate LSB.

TABLE 4-1: LSB SIZES

| Device | V $_{\text {REF }}$ GAIN | LSB SIZE |
| :---: | :--- | :--- |
| MCP492X | External $\mathrm{V}_{\text {REF, }} 1 \mathrm{x}$ | $\mathrm{V}_{\text {REF }} / 4096$ |
| MCP492X | External $\mathrm{V}_{\text {REF }}, 2 \mathrm{x}$ | $2 \mathrm{~V}_{\text {REF }} / 4096$ |

### 4.0.1 INL ACCURACY

INL error for these devices is the maximum deviation between an actual code transition point and its corresponding ideal transition point once offset and gain errors have been removed. These endpoints are from $0 \times 000$ to $0 x F F F$. Refer to Figure 4-1.
Positive INL means transition(s) later than ideal. Negative INL means transition(s) earlier than ideal.


FIGURE 4-1: INL Accuracy.

### 4.0.2 DNL ACCURACY

DNL error is the measure of variations in code widths from the ideal code width. A DNL error of zero would imply that every code is exactly 1 LSB wide.


FIGURE 4-2: DNL Accuracy.

### 4.0.3 OFFSET ERROR

Offset error is the deviation from zero voltage output when the digital input code is zero.

### 4.0.4 GAIN ERROR

Gain error is the deviation from the ideal output, $\mathrm{V}_{\mathrm{REF}}-1 \mathrm{LSB}$, excluding the effects of offset error.

### 4.1 Circuit Descriptions

### 4.1.1 OUTPUT AMPLIFIERS

The DACs' outputs are buffered with a low-power, precision CMOS amplifier. This amplifier provides low offset voltage and low noise. The output stage enables the device to operate with output voltages close to the power supply rails. Refer to Section 1.0 "Electrical Characteristics" for range and load conditions.
In addition to resistive load driving capability, the amplifier will also drive high capacitive loads without oscillation. The amplifiers' strong outputs allow $\mathrm{V}_{\text {OUT }}$ to be used as a programmable voltage reference in a system.
Selecting a gain of 2 reduces the bandwidth of the amplifier in Multiplying mode. Refer to Section 1.0 "Electrical Characteristics" for the Multiplying mode bandwidth for given load conditions.

### 4.1.1.1 Programmable Gain Block

The rail-to-rail output amplifier has configurable gain allowing optimal full-scale outputs for differing voltage reference inputs. The output amplifier gain has two selections, a gain of $1 \mathrm{~V} / \mathrm{V}(\overline{\mathrm{GA}}=1)$ or a gain of $2 \mathrm{~V} / \mathrm{V}$ ( $\overline{\mathrm{GA}}=0$ ).
The output range is ideally 0.000 V to $4095 / 4096$ * $\mathrm{V}_{\text {REF }}$ when $G=1$, and 0.000 to $4095 / 4096$ * $V_{\text {REF }}$ when $\mathrm{G}=2$. The default value for this bit is a gain of 2 , yielding an ideal full-scale output of 0.000 V to 4.096 V when utilizing a $2.048 \mathrm{~V} \mathrm{~V}_{\text {REF }}$. Note that the near rail-to-rail CMOS output buffer's ability to approach $\mathrm{AV}_{\mathrm{SS}}$ and $\mathrm{V}_{\mathrm{DD}}$ establish practical range limitations. The output swing specification in Section 1.0 "Electrical Characteristics" defines the range for a given load condition.

### 4.1.2 VOLTAGE REFERENCE AMPLIFIERS

The input buffer amplifiers for the MCP492X devices provide low offset voltage and low noise. A configuration bit for each DAC allows the $\mathrm{V}_{\text {REF }}$ input to bypass the input buffer amplifiers, achieving a Buffered or Unbuffered mode. The default value for this bit is unbuffered. Buffered mode provides a very high input impedance, with only minor limitations on the input range and frequency response. Unbuffered mode provides a wide input range ( 0 V to $\mathrm{V}_{\mathrm{DD}}$ ), with a typical input impedance of $165 \mathrm{k} \Omega \mathrm{w} / 7 \mathrm{pF}$.

### 4.1.3 POWER-ON RESET CIRCUIT

The Power-On Reset (POR) circuit ensures that the DACs power-up with $\overline{\text { SHDN }}=0$ (high-impedance). The devices will continue to have a high-impedance output until a valid write command is performed to either of the DAC registers and the LDAC pin meets the input low threshold.

If the power supply voltage is less than the POR threshold ( $\mathrm{V}_{\mathrm{POR}}=2.0 \mathrm{~V}$, typical), the DACs will be held in their reset state. They will remain in that state until $\mathrm{V}_{\mathrm{DD}}>\mathrm{V}_{\mathrm{POR}}$ and a subsequent write command is received.
Figure 4-3 shows a typical power supply transient pulse and the duration required to cause a reset to occur, as well as the relationship between the duration and trip voltage. A $0.1 \mu \mathrm{~F}$ decoupling capacitor mounted as close as possible to the $\mathrm{V}_{\mathrm{DD}}$ pin provides additional transient immunity.


FIGURE 4-3: Typical Transient Response.

### 4.1.4 SHUTDOWN MODE

Shutdown mode can be entered by using either hardware or software commands. The hardware pin ( $\overline{\mathrm{SHDN}}$ ) is only available on the MCP4922. During Shutdown mode, the supply current is isolated from most of the internal circuitry. The serial interface remains active, thus allowing a write command to bring the device out of Shutdown mode. When the output amplifiers are shut down, the feedback resistance (typically $500 \mathrm{k} \Omega$ ) produces a high-impedance path to $A V_{S S}$. The device will remain in Shutdown mode until the $\overline{\text { SHDN }}$ pin is brought high and a write command with $\overline{\mathrm{SD}}=1$ is latched into the device. When a DAC is changed from Shutdown to Active mode, the output settling time takes $<10 \mu \mathrm{~s}$, but greater than the standard Active mode settling time ( $4.5 \mu \mathrm{~s}$ ).

### 5.0 SERIAL INTERFACE

### 5.1 Overview

The MCP492X family is designed to interface directly with the Serial Peripheral Interface (SPI) port, available on many microcontrollers, and supports Mode 0,0 and Mode 1,1. Commands and data are sent to the device via the SDI pin, with data being clocked-in on the rising edge of SCK. The communications are unidirectional and, thus, data cannot be read out of the MCP492X. The $\overline{\mathrm{CS}}$ pin must be held low for the duration of a write command. The write command consists of 16 bits and is used to configure the DAC's control and data latches. Register 5-1 details the input registers used to configure and load the $\mathrm{DAC}_{\mathrm{A}}$ and $\mathrm{DAC}_{\mathrm{B}}$ registers. Refer to Figure 1-1 and Section 1.0 "Electrical Characteristics" AC Electrical Characteristics table for detailed input and output timing specifications for both Mode 0,0 and Mode 1,1 operation.

### 5.2 Write Command

The write command is initiated by driving the $\overline{\mathrm{CS}}$ pin low, followed by clocking the four configuration bits and the 12 data bits into the SDI pin on the rising edge of SCK. The $\overline{\mathrm{CS}}$ pin is then raised, causing the data to be latched into the selected DAC's input registers. The MCP492X utilizes a double-buffered latch structure to allow both $\mathrm{DAC}_{A}$ 's and $\mathrm{DAC}_{\mathrm{B}}$ 's outputs to be syncronized with the $\overline{\text { LDAC }}$ pin, if desired. Upon the LDAC pin achieving a low state, the values held in the DAC's input registers are transferred into the DACs' output registers. The outputs will transition to the value and held in the DAC ${ }_{X}$ register.
All writes to the MCP492X are 16-bit words. Any clocks past 16 will be ignored. The most significant four bits are configuration bits. The remaining 12 bits are data bits. No data can be transferred into the device with $\overline{\mathrm{CS}}$ high. This transfer will only occur if 16 clocks have been transferred into the device. If the rising edge of $\overline{\mathrm{CS}}$ occurs prior, shifting of data into the input registers will be aborted.

## REGISTER 5-1: WRITE COMMAND REGISTER

| Upper Half: |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W-x | W-x | W-x | W-0 | W-x | W-x | W-x | W-x |
| $\overline{\mathrm{A}} / \mathrm{B}$ | BUF | $\overline{\mathrm{GA}}$ | $\overline{\text { SHDN }}$ | D11 | D10 | D9 | D8 |
| bit 15 bit 8 |  |  |  |  |  |  |  |


| Lower Half: <br> W-x | $W-x$ | $W-x$ | $W-x$ | $W-x$ | $W-x$ | $W-x$ | $W-x$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| bit 7 |  |  |  |  |  |  |  |

```
\(\overline{\mathbf{A}} / \mathbf{B}: \mathrm{DAC}_{\mathrm{A}}\) or \(\mathrm{DAC}_{B}\) Select bit
\(1=\) Write to \(D A C B_{B}\)
\(0=\) Write to \(\mathrm{DAC}_{\mathrm{A}}\)
```

bit 14 BUF: V ${ }_{\text {REF }}$ Input Buffer Control bit
$1=$ Buffered
$0=$ Unbuffered
bit $13 \quad \overline{\mathbf{G A}}$ : Output Gain Select bit
$1=1 x\left(V_{\text {OUT }}=V_{\text {REF }}{ }^{*} \mathrm{D} / 4096\right)$
$0=2 x\left(\mathrm{~V}_{\text {OUT }}=2 * \mathrm{~V}_{\text {REF }} * \mathrm{D} / 4096\right)$
bit $12 \quad \overline{\text { SHDN }}$ : Output Power Down Control bit
$1=$ Output Power Down Control bit
$0=$ Output buffer disabled, Output is high impedance
bit 11-0 D11:D0: DAC Data bits
12 bit number "D" which sets the output value. Contains a value between 0 and 4095.

## Legend

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $1=$ bit is set | $0=$ bit is cleared |



FIGURE 5-1: Write Command.

### 6.0 TYPICAL APPLICATIONS

Note: At the time of this data sheet's release, circuit examples had not completed testing. Your results may vary.

The MCP492X devices are general purpose DACs intended to be used in applications where a precision, low-power DAC with moderate bandwidth is required.

Applications generally suited for the MCP492X devices include:

- Set Point or Offset Trimming
- Sensor Calibration
- Digitally-Controlled Multiplier/Divider
- Portable Instrumentation (Battery Powered)
- Motor Feedback Loop Control


### 6.1 Digital Interface

The MCP492X utilizes a 3-wire syncronous serial protocol to transfer the DACs' setup and output values from the digital source. The serial protocol can be interfaced to SPI ${ }^{\text {TM }}$ or Microwire peripherals common on many microcontrollers, including Microchip's PICmicro ${ }^{\circledR}$ MCUs \& dsPIC ${ }^{\text {TM }}$ DSC family of microcontrollers. In addition to the three serial connections ( $\overline{\mathrm{CS}}$, SCK and SDI), the $\overline{\text { LDAC }}$ signal syncronizes when the serial settings are latched into the DAC's output from the serial input latch. Figure 6-1 illustrates the required connections. Note that LDAC is active-low. If desired, this input can be tied low to reduce the required connections from 4 to 3 . Write commands will be latched directly into the output latch when a valid 16 clock transmission has been received and $\overline{\mathrm{CS}}$ has been raised.

### 6.2 Power Supply Considerations

The typical application will require a by-pass capacitor in order to filter high-frequency noise. The noise can be induced onto the power supply's traces or as a result of changes on the DAC's output. The bypass capacitor helps to minimize the effect of these noise sources on signal integrity. Figure 6-1 illustrates an appropriate bypass strategy.
In this example, the recommended bypass capacitor value is $0.1 \mu \mathrm{~F}$. This capacitor should be placed as close to the device power pin ( $\mathrm{V}_{\mathrm{DD}}$ ) as possible (within 4 mm ).
The power source supplying these devices should be as clean as possible. If the application circuit has separate digital and analog power supplies, $A V_{D D}$ and $\mathrm{AV}_{\mathrm{SS}}$ should reside on the analog plane.


FIGURE 6-1: Typical Connection
Diagram.

### 6.3 Layout Considerations

Inductively-coupled AC transients and digital switching noise can degrade the input and output signal integrity, potentially masking the MCP492X's performance. Careful board layout will minimize these effects and increase the signal-to-noise ratio (SNR). Bench testing has shown that a multi-layer board utilizing a low-inductance ground plane, isolated inputs, isolated outputs and proper decoupling are critical to achieving the performance that the silicon is capable of providing. Particularly harsh environments may require shielding of critical signals.

Breadboards and wire-wrapped boards are not recommended if low noise is desired.

### 6.4 Single-Supply Operation

The MCP492X is a rail-to-rail (R-R) input and output DAC designed to operate with a $\mathrm{V}_{\mathrm{DD}}$ range of 2.7 V to 5.5 V . Its output amplifier is robust enough to drive common, small-signal loads directly, thus eliminating the cost and size of an external buffer for most applications.

### 6.4.1 DC SET POINT OR CALIBRATION

A common application for a DAC with the MCP492X's performance is digitally-controlled set points and/or calibration of variable parameters, such as sensor offset or slope. 12-bit resolution provides 4096 output steps. If a $4.096 \mathrm{~V} \mathrm{~V}_{\text {REF }}$ is provided, an LSB would represent 1 mV of resolution. If a smaller output step size is desired, the output range would need to be reduced.

### 6.4.1.1 Decreasing The Output Step Size

If the output range is reduced relative to $A V_{S S}$, simply reducing $\mathrm{V}_{\text {REF }}$ will reduce the magnitude of each output step. If the application is calibrating the threshold of a diode, transistor or resistor tied to $\mathrm{AV}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{REF}}$, a theshold range of 0.8 V may be desired to provide $200 \mu \mathrm{~V}$ resolution. Two common methods to achieve a 0.8 V range is to either reduce $\mathrm{V}_{\text {REF }}$ to 0.82 V or use a voltage divider on the DAC's output. If a $\mathrm{V}_{\text {REF }}$ is available with the desired output value, using that $\mathrm{V}_{\text {REF }}$ is an option. Occasionally, when using a low-voltage $\mathrm{V}_{\text {REF }}$, the noise floor causes SNR error that is intolerable. The voltage divider method provides some advantages when $V_{\text {REF }}$ needs to be very low or when the desired output voltage is not available. In this case, a larger value $\mathrm{V}_{\text {REF }}$ is used while two resistors scale the output range down to the precise desired level. Using a common $V_{\text {REF }}$ output has availability and cost advantages. Example 6-1 illustrates this concept. Note that the voltage divider can be connected to $\mathrm{AV}_{\mathrm{SS}}$ or $\mathrm{V}_{\text {REF }}$, depending on the application's requirements.
The MCP492X's low, $\pm 0.75$ (max.) DNL performance is critical to meeting calibration accuracy in production.


EXAMPLE 6-1: Set Point or Threshold Calibration.

### 6.4.1.2 Building a "Window" DAC

When calibrating a set point or threshold of a sensor, rarely does the sensor utilize the entire output range of the DAC. If the LSB size is adequate to meet the application's accuracy needs, then the resolution is sacrificed without consequences. If greater accuracy is needed, then the output range will need to be reduced to increase the resolution around the desired threshold.

If the threshold is not near $\mathrm{V}_{\text {REF }}$ or $\mathrm{AV}_{\mathrm{SS}}$, then creating a "window" around the threshold has several advantages. One simple method to create this "window" is to use a voltage divider network with a pull-up and pulldown resistor. Example 6-2 and Example 6-4 illustrates this concept.
The MCP492X's low, $\pm 0.75$ (max.) DNL performance is critical to meet calibration accuracy in production.


EXAMPLE 6-2: Single-Supply "Window" DAC.

### 6.5 Bipolar Operation

Bipolar operation is achievable using the MCP492X by using an external operational amplifier (op amp). This configuration is desirable due to the wide variety and availability of op amps. This allows a general purpose DAC, with its cost and availability advantages, to meet almost any desired output voltage range, power and noise performance.

Example 6-3 illustrates a simple bipolar voltage source configuration. $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$ allow the gain to be selected, while $R_{3}$ and $R_{4}$ shift the DAC's output to a selected offset. Note that R4 can be tied to $\mathrm{V}_{\text {REF }}$, instead of $A V_{S S}$, if a higher offset is desired. Note that a pull-up to $V_{\text {REF }}$ could be used, instead of $R_{4}$, if a higher offset is desired.


EXAMPLE 6-3: Digitally-Controlled Bipolar Voltage Source.

### 6.5.1 DESIGN A BIPOLAR DAC USING EXAMPLE 6-3

An output step magnitude of 1 mV with an output range of $\pm 2.05 \mathrm{~V}$ is desired for a particular application.

1. Calculate the range: $+2.05 \mathrm{~V}-(-2.05 \mathrm{~V})=4.1 \mathrm{~V}$.
2. Calculate the resolution needed:
$4.1 \mathrm{~V} / 1 \mathrm{mV}=4100$
Since $2^{12}=4096,12$-bit resolution is desired.
3. The amplifier gain $\left(R_{2} / R_{1}\right)$, multiplied by $\mathrm{V}_{\mathrm{REF}}$, must be equal to the desired minimum output to achieve bipolar operation. Since any gain can be realized by choosing resistor values $\left(R_{1}+R_{2}\right)$, the $V_{\text {REF }}$ source needs to be determined first. If a $\mathrm{V}_{\text {REF }}$ of 4.1 V is used, solve for the gain by setting the DAC to 0 , knowing that the output needs to be -2.05 V . The equation can be simplified to:

$$
\frac{-R_{2}}{R_{1}}=\frac{-2.05}{V_{R E F}}=\frac{-2.05}{4.1} \quad \frac{R_{2}}{R_{1}}=\frac{1}{2}
$$

If $R_{1}=20 \mathrm{k} \Omega$ and $R_{2}=10 \mathrm{k} \Omega$, the gain will be 0.5.
4. Next, solve for $R_{3}$ and $R_{4}$ by setting the DAC to 4096, knowing that the output needs to be +2.05 V .

$$
\frac{R_{4}}{\left(R_{3}+R_{4}\right)}=\frac{2.05 V+0.5 V_{R E F}}{1.5 V_{R E F}}=\frac{2}{3}
$$

If $R_{4}=20 \mathrm{k} \Omega$, then $R_{3}=10 \mathrm{k} \Omega$

### 6.6 Selectable Gain and Offset Bipolar Voltage Output Using A Dual DAC

In some applications, precision digital control of the output range is desirable. Example 6-4 illustrates how to use the MCP4922 to achieve this in a bipolar or single-supply application.

This circuit is typically used in Multiplier mode and is ideal for linearizing a sensor whose slope and offset varies. Refer to Section 6.9 "Using Multiplier Mode" for more information on Multiplier mode.

The equation to design a bipolar "window" DAC would be utilized if $R_{3}, R_{4}$ and $R_{5}$ are populated.


EXAMPLE 6-4: Bipolar Voltage Source With Selectable Gain and Offset.

### 6.7 Designing A Double-Precision DAC Using A Dual DAC

Example 6-5 illustrates how to design a single-supply voltage output capable of up to 24-bit resolution from a dual 12-bit DAC. This design is simply a voltage divider with a buffered output.
As an example, if a similar application to the one developed in Section 6.5.1 "Design a bipolar dac using Example 6-3" required a resolution of $1 \mu \mathrm{~V}$ instead of 1 mV and a range of 0 V to 4.1 V , then 12 -bit resolution would not be adequate.

1. Calculate the resolution needed:
$4.1 \mathrm{~V} / 1 \mathrm{uV}=4.1 \mathrm{e} 06$. Since $2^{22}=4.2 \mathrm{e} 06$, 22-bit resolution is desired. Since DNL $= \pm 0.75 \mathrm{LSB}$, this design can be attempted with the MCP492X.
2. Since $D A C_{B}$ 's $V_{\text {OUTB }}$ has a resolution of 1 mV , its output only needs to be "pulled" $1 / 1000$ to meet the $1 \mu \mathrm{~V}$ target. Dividing $\mathrm{V}_{\text {OUTA }}$ by 1000 would allow the application to compensate for $D A C B_{B}$ 's DNL error.
3. If $R_{2}$ is $100 \Omega$, then $R_{1}$ needs to be $100 \mathrm{k} \Omega$.
4. The resulting transfer function is not perfectly linear, as shown in the equation of Example 6-5.

$$
\begin{aligned}
& G=\text { Gain select ( } 1 \mathrm{x} \text { or } 2 \mathrm{x} \text { ) } \\
& D=\text { Digital value of DAC }(0-4096) \\
& V_{O}=\frac{V_{\text {OUTA }} R_{2}+V_{\text {OUTB }} R_{1}}{R_{1}+R_{2}}
\end{aligned}
$$

EXAMPLE 6-5: Simple, Double-Precision DAC.

### 6.8 Building A Programmable Current Source

Example 6-6 illustrates a variation on a voltage follower design where a sense resistor is used to convert the DAC's voltage output into a digitally-selectable current source.
Adding the resistor network from Example 6-2 would be advantageous in this application. The smaller $\mathrm{R}_{\text {sense }}$ is, the less power dissipated across it. However, this also reduces the resolution that the current can be controlled with. The voltage divider, or "window", DAC configuration would allow the range to be reduced, thus increasing resolution around the range of interest. When working with very small sensor voltages, plan on eliminating the amplifier's offset error by storing the DAC's setting under known sensor conditions.


EXAMPLE 6-6: Digitally-Controlled Current Source.

### 6.9 Using Multiplier Mode

The MCP492X is ideally suited for use as a multiplier/ divider in a signal chain. Common applications include: precision programmable gain/attenuator amplifiers and loop controls (motor feedback). The wide input range $\left(0 \mathrm{~V}-\mathrm{V}_{\mathrm{DD}}\right)$ is an Unbuffered mode and near R-R range in Buffered mode: the $>400 \mathrm{kHz}$ bandwidth, selectible $1 \mathrm{x} / 2 \mathrm{x}$ gain and its low power consumption give maximum flexibility to meet the application's needs.
To configure the MCP492X in Multiplier mode, connect the input signal to $\mathrm{V}_{\text {REF }}$ and serially configure the DAC's input buffer, gain and output value. The DAC's output can utilize any of Examples 6-1 to 6-6, depending on the application requirements. Example 6-7 is an illustration of how the DAC can operate in a motor control feedback loop.
If the Gain Select bit is configured for 1 x mode $(\overline{\mathrm{GA}}=1)$, the resulting input signal will be attenuated by $\mathrm{D} / 4096$. If the Gain Select bit is configured for $2 x$ mode ( $\overline{\mathrm{GA}}=0$ ), codes < 2048 attenuate the signal, while codes > 2048 gain the signal. $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{IN}}(\mathrm{D} / 2048)$.
A 12-bit DAC provides significantly more gain/attenuation resolution when compared to typical Programmable Gain Amplifiers. Adding an op amp to buffer the output, as illustrated in Examples 6-2 to 6-6, extends the output range and power to meet the precise needs of the application.


EXAMPLE 6-7: Multiplier Mode.

### 7.0 DEVELOPMENT SUPPORT

### 7.1 Evaluation \& Demonstration Boards

The Mixed Signal PICtail ${ }^{\text {TM }}$ Board supports the MCP492X family of devices. Please refer to www.microchip.com for further information on this products capabilities and availability.

### 7.2 Application Notes and Tech Briefs

Application notes illustrating the performace and implementation of the MCP492X are planned but currently not released. Please refer to www.microchip.com for further information.

### 8.0 PACKAGING INFORMATION

### 8.1 Package Marking Information



8-Lead PDIP (300 mil)


8-Lead SOIC (150 mil)


Example:


Example:


Example:

Legend: $X X$...X Customer specific information*
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

* Standard marking consists of Microchip part number, year code, week code, traceability code (facility code, mask rev\#, and assembly code). For marking beyond this, certain price adders apply. Please check with your Microchip Sales Office.


## Package Marking Information (Continued)



14-Lead SOIC (150 mil) (MCP4922)


14-Lead TSSOP (MCP4922)


Example:


Example:


Example:


## 8-Lead Plastic Micro Small Outline Package (MS) (MSOP)



| Units |  | INCHES |  |  | MILLIMETERS* |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n |  | 8 |  |  | 8 |  |
| Pitch | p | . 026 BSC |  |  | 0.65 BSC |  |  |
| Overall Height | A | - | - | . 043 | - | - | 1.10 |
| Molded Package Thickness | A2 | . 030 | . 033 | . 037 | 0.75 | 0.85 | 0.95 |
| Standoff | A1 | . 000 | - | . 006 | 0.00 | - | 0.15 |
| Overall Width | E | . 193 TYP. |  |  | 4.90 BSC |  |  |
| Molded Package Width | E1 | . 118 BSC |  |  | 3.00 BSC |  |  |
| Overall Length | D | .118 BSC |  |  | 3.00 BSC |  |  |
| Foot Length | L | . 016 | . 024 | . 031 | 0.40 | 0.60 | 0.80 |
| Footprint (Reference) | F | . 037 REF |  |  | 0.95 REF |  |  |
| Foot Angle | $\phi$ | $0^{\circ}$ | - | $8^{\circ}$ | $0^{\circ}$ | - | $8^{\circ}$ |
| Lead Thickness | c | . 003 | . 006 | . 009 | 0.08 | - | 0.23 |
| Lead Width | B | . 009 | . 012 | . 016 | 0.22 | - | 0.40 |
| Mold Draft Angle Top | $\alpha$ | $5^{5}$ | - | $15^{\circ}$ | $5^{\circ}$ | - | $15^{\circ}$ |
| Mold Draft Angle Bottom | $\beta$ | $5^{5}$ | 三 | $15^{\circ}$ | $5^{\circ}$ | - | $15^{\circ}$ |

*Controlling Parameter
Notes:
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010 " ( 0.254 mm ) per side.
JEDEC Equivalent: MO-187
Drawing No. C04-111

## 8-Lead Plastic Dual In-line (P) - 300 mil (PDIP)



| Units |  | INCHES* |  |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n |  | 8 |  |  | 8 |  |
| Pitch | p |  | . 100 |  |  | 2.54 |  |
| Top to Seating Plane | A | . 140 | . 155 | . 170 | 3.56 | 3.94 | 4.32 |
| Molded Package Thickness | A2 | . 115 | . 130 | . 145 | 2.92 | 3.30 | 3.68 |
| Base to Seating Plane | A1 | . 015 |  |  | 0.38 |  |  |
| Shoulder to Shoulder Width | E | . 300 | . 313 | . 325 | 7.62 | 7.94 | 8.26 |
| Molded Package Width | E1 | . 240 | . 250 | . 260 | 6.10 | 6.35 | 6.60 |
| Overall Length | D | . 360 | . 373 | . 385 | 9.14 | 9.46 | 9.78 |
| Tip to Seating Plane | L | . 125 | . 130 | . 135 | 3.18 | 3.30 | 3.43 |
| Lead Thickness | c | . 008 | . 012 | . 015 | 0.20 | 0.29 | 0.38 |
| Upper Lead Width | B1 | . 045 | . 058 | . 070 | 1.14 | 1.46 | 1.78 |
| Lower Lead Width | B | . 014 | . 018 | . 022 | 0.36 | 0.46 | 0.56 |
| Overall Row Spacing § | eB | . 310 | . 370 | . 430 | 7.87 | 9.40 | 10.92 |
| Mold Draft Angle Top | $\alpha$ | 5 | 10 | 15 | 5 | 10 | 15 |
| Mold Draft Angle Bottom | $\beta$ | 5 | 10 | 15 | 5 | 10 | 15 |

* Controlling Parameter
§ Significant Characteristic
Notes:
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed
$.010^{\prime \prime}(0.254 \mathrm{~mm})$ per side.
JEDEC Equivalent: MS-001
Drawing No. C04-018


## 8-Lead Plastic Small Outline (SN) - Narrow, 150 mil (SOIC)



| Units |  | INCHES* |  |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n |  | 8 |  |  | 8 |  |
| Pitch | p |  | . 050 |  |  | 1.27 |  |
| Overall Height | A | . 053 | . 061 | . 069 | 1.35 | 1.55 | 1.75 |
| Molded Package Thickness | A2 | . 052 | . 056 | . 061 | 1.32 | 1.42 | 1.55 |
| Standoff § | A1 | . 004 | . 007 | . 010 | 0.10 | 0.18 | 0.25 |
| Overall Width | E | . 228 | . 237 | . 244 | 5.79 | 6.02 | 6.20 |
| Molded Package Width | E1 | . 146 | . 154 | . 157 | 3.71 | 3.91 | 3.99 |
| Overall Length | D | . 189 | . 193 | . 197 | 4.80 | 4.90 | 5.00 |
| Chamfer Distance | h | . 010 | . 015 | . 020 | 0.25 | 0.38 | 0.51 |
| Foot Length | L | . 019 | . 025 | . 030 | 0.48 | 0.62 | 0.76 |
| Foot Angle | $\phi$ | 0 | 4 | 8 | 0 | 4 | 8 |
| Lead Thickness | C | . 008 | . 009 | . 010 | 0.20 | 0.23 | 0.25 |
| Lead Width | B | . 013 | . 017 | . 020 | 0.33 | 0.42 | 0.51 |
| Mold Draft Angle Top | $\alpha$ | 0 | 12 | 15 | 0 | 12 | 15 |
| Mold Draft Angle Bottom | $\beta$ | 0 | 12 | 15 | 0 | 12 | 15 |

*Controlling Parameter
§ Significant Characteristic

## Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed
.010" ( 0.254 mm ) per side.
JEDEC Equivalent: MS-012
Drawing No. C04-057

## 14-Lead Plastic Dual In-line (P) - 300 mil (PDIP)



|  |  | INCHES* |  |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n |  | 14 |  |  | 14 |  |
| Pitch | p |  | . 100 |  |  | 2.54 |  |
| Top to Seating Plane | A | . 140 | . 155 | . 170 | 3.56 | 3.94 | 4.32 |
| Molded Package Thickness | A2 | . 115 | . 130 | . 145 | 2.92 | 3.30 | 3.68 |
| Base to Seating Plane | A1 | . 015 |  |  | 0.38 |  |  |
| Shoulder to Shoulder Width | E | . 300 | . 313 | . 325 | 7.62 | 7.94 | 8.26 |
| Molded Package Width | E1 | . 240 | . 250 | . 260 | 6.10 | 6.35 | 6.60 |
| Overall Length | D | . 740 | . 750 | . 760 | 18.80 | 19.05 | 19.30 |
| Tip to Seating Plane | L | . 125 | . 130 | . 135 | 3.18 | 3.30 | 3.43 |
| Lead Thickness | c | . 008 | . 012 | . 015 | 0.20 | 0.29 | 0.38 |
| Upper Lead Width | B1 | . 045 | . 058 | . 070 | 1.14 | 1.46 | 1.78 |
| Lower Lead Width | B | . 014 | . 018 | . 022 | 0.36 | 0.46 | 0.56 |
| Overall Row Spacing § | eB | . 310 | . 370 | . 430 | 7.87 | 9.40 | 10.92 |
| Mold Draft Angle Top | $\alpha$ | 5 | 10 | 15 | 5 | 10 | 15 |
| Mold Draft Angle Bottom | $\beta$ | 5 | 10 | 15 | 5 | 10 | 15 |

* Controlling Parameter
§ Significant Characteristic
Notes:
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed
.010 " ( 0.254 mm ) per side.
JEDEC Equivalent: MS-001
Drawing No. C04-005


## 14-Lead Plastic Small Outline (SL) - Narrow, 150 mil (SOIC)



| UnitsDimension Limits |  | INCHES* |  |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n |  | 14 |  |  | 14 |  |
| Pitch | p |  | . 050 |  |  | 1.27 |  |
| Overall Height | A | . 053 | . 061 | . 069 | 1.35 | 1.55 | 1.75 |
| Molded Package Thickness | A2 | . 052 | . 056 | . 061 | 1.32 | 1.42 | 1.55 |
| Standoff § | A1 | . 004 | . 007 | . 010 | 0.10 | 0.18 | 0.25 |
| Overall Width | E | . 228 | . 236 | . 244 | 5.79 | 5.99 | 6.20 |
| Molded Package Width | E1 | . 150 | . 154 | . 157 | 3.81 | 3.90 | 3.99 |
| Overall Length | D | . 337 | . 342 | . 347 | 8.56 | 8.69 | 8.81 |
| Chamfer Distance | h | . 010 | . 015 | . 020 | 0.25 | 0.38 | 0.51 |
| Foot Length | L | . 016 | . 033 | . 050 | 0.41 | 0.84 | 1.27 |
| Foot Angle | $\phi$ | 0 | 4 | 8 | 0 | 4 | 8 |
| Lead Thickness | c | . 008 | . 009 | . 010 | 0.20 | 0.23 | 0.25 |
| Lead Width | B | . 014 | . 017 | . 020 | 0.36 | 0.42 | 0.51 |
| Mold Draft Angle Top | $\alpha$ | 0 | 12 | 15 | 0 | 12 | 15 |
| Mold Draft Angle Bottom | $\beta$ | 0 | 12 | 15 | 0 | 12 | 15 |
| * Controlling Parameter § Significant Characteristic |  |  |  |  |  |  |  |

Notes:
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed
.010 " ( 0.254 mm ) per side.
JEDEC Equivalent: MS-012
Drawing No. C04-065

## 14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm (TSSOP)



| Units |  | INCHES |  |  | MILLIMETERS* |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n |  | 14 |  |  | 14 |  |
| Pitch | p |  | . 026 |  |  | 0.65 |  |
| Overall Height | A |  |  | . 043 |  |  | 1.10 |
| Molded Package Thickness | A2 | . 033 | . 035 | . 037 | 0.85 | 0.90 | 0.95 |
| Standoff § | A1 | . 002 | . 004 | . 006 | 0.05 | 0.10 | 0.15 |
| Overall Width | E | . 246 | . 251 | . 256 | 6.25 | 6.38 | 6.50 |
| Molded Package Width | E1 | . 169 | . 173 | . 177 | 4.30 | 4.40 | 4.50 |
| Molded Package Length | D | . 193 | . 197 | . 201 | 4.90 | 5.00 | 5.10 |
| Foot Length | L | . 020 | . 024 | . 028 | 0.50 | 0.60 | 0.70 |
| Foot Angle | $\phi$ | 0 | 4 | 8 | 0 | 4 | 8 |
| Lead Thickness | c | . 004 | . 006 | . 008 | 0.09 | 0.15 | 0.20 |
| Lead Width | B1 | . 007 | . 010 | . 012 | 0.19 | 0.25 | 0.30 |
| Mold Draft Angle Top | $\alpha$ | 0 | 5 | 10 | 0 | 5 | 10 |
| Mold Draft Angle Bottom | $\beta$ | 0 | 5 | 10 | 0 | 5 | 10 |

* Controlling Parameter
§ Significant Characteristic
Notes:
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed
. $005^{\prime \prime}(0.127 \mathrm{~mm}$ ) per side.
JEDEC Equivalent: MO-153
Drawing No. C04-087

MCP4921/4922

NOTES:

## PRODUCT IDENTIFICATION SYSTEM

| PART NO. | Temperature Range |  | Examples: |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Device |  |  | a) | MCP4921T-E/SN: | Tape and Reel Extended Temperature, 8LD SOIC package. |
|  |  |  | b) | MCP4921T-E/MS: | Tape and Reel |
|  |  |  |  |  | Extended Temperature, 8LD MSOP package. |
| Device: | MCP4921: <br> MCP4921T: | 12-Bit DAC with SPI Interface 12-Bit DAC with SPI Interface | c) | MCP4921-E/SN: | Extended Temperature, 8LD SOIC package. |
|  | MCP4922: | (Tape and Reel) (SOIC, MSOP) <br> 12-Bit DAC with SPI Interface | d) | MCP4921-E/MS: | Extended Temperature, 8LD MSOP package. |
|  | MCP4922T: | 12-Bit DAC with SPI Interface <br> (Tape and Reel) (SOIC, MSOP) | e) | MCP4921-E/P: | Extended Temperature, 8LD PDIP package. |
| Temperature Range: | $\mathrm{E}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  | a) | MCP4922T-E/SL: | Tape and Reel Extended Temperature, 14LD SOIC package. |
| Package: | $\begin{array}{ll} \text { MS } & =\text { Plastic MSOP, } 8 \text {-lead } \\ \text { P } & =\text { Plastic DIP ( } 300 \text { mil Body), 8-lead, } 14 \text {-lead } \\ \text { SN } & =\text { Plastic SOIC, (150 mil Body), } 8 \text {-lead } \\ \text { SL } & =\text { Plastic SOIC (150 mil Body), 14-lead } \\ \text { ST } & =\text { Plastic TSSOP (4.4mm Body), } 14 \text {-lead } \end{array}$ |  | b) | MCP4922T-E/ST: | Tape and Reel Extended Temperature, 14LD TSSOP package. |
|  |  |  | c) | MCP4922-E/P: | Extended Temperature, 14LD PDIP package. |
|  |  |  | d) | MCP4922-E/SL: | Extended Temperature, 14LD SOIC package. |
|  |  |  | e) | MCP4922-E/ST: | Extended Temperature, 14LD TSSOP package. |

## Sales and Support

## Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office
2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature \#) you are using.

## Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

MCP4921/4922

NOTES:

## Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.


#### Abstract

Trademarks The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KeELoQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. AmpLab, FilterLab, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.
All other trademarks mentioned herein are property of their respective companies.
© 2004, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

- Printed on recycled paper.

Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company's quality system processes and procedures are for its PICmicro ${ }^{\circledR}$-bit MCUs, KEELOQ ${ }^{\oplus}$ code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

## Worldwide Sales and Service

## AMERICAS

## Corporate Office

2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support: 480-792-7627
Web Address: www.microchip.com

## Atlanta

3780 Mansell Road, Suite 130
Alpharetta, GA 30022
Tel: 770-640-0034
Fax: 770-640-0307

## Boston

2 Lan Drive, Suite 120
Westford, MA 01886
Tel: 978-692-3848
Fax: 978-692-3821

## Chicago

333 Pierce Road, Suite 180
Itasca, IL 60143
Tel: 630-285-0071
Fax: 630-285-0075

## Dallas

4570 Westgrove Drive, Suite 160
Addison, TX 75001
Tel: 972-818-7423
Fax: 972-818-2924

## Detroit

Tri-Atria Office Building
32255 Northwestern Highway, Suite 190
Farmington Hills, MI 48334
Tel: 248-538-2250
Fax: 248-538-2260

## Kokomo

2767 S. Albright Road
Kokomo, IN 46902
Tel: 765-864-8360
Fax: 765-864-8387

## Los Angeles

18201 Von Karman, Suite 1090
Irvine, CA 92612
Tel: 949-263-1888
Fax: 949-263-1338

## San Jose

1300 Terra Bella Avenue
Mountain View, CA 94043
Tel: 650-215-1444
Fax: 650-961-0286

## Toronto

6285 Northam Drive, Suite 108
Mississauga, Ontario L4V 1X5, Canada
Tel: 905-673-0699
Fax: 905-673-6509

## ASIA/PACIFIC

## Australia

Suite 22, 41 Rawson Street
Epping 2121, NSW
Australia
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

## China - Beijing

Unit 706B
Wan Tai Bei Hai Bldg
No. 6 Chaoyangmen Bei Str.
Beijing, 100027, China
Tel: 86-10-85282100
Fax: 86-10-85282104
China - Chengdu
Rm. 2401-2402, 24th Floor,
Ming Xing Financial Tower
No. 88 TIDU Street
Chengdu 610016, China
Tel: 86-28-86766200
Fax: 86-28-86766599

## China - Fuzhou

Unit 28F, World Trade Plaza
No. 71 Wusi Road
Fuzhou 350001, China
Tel: 86-591-7503506
Fax: 86-591-7503521
China - Hong Kong SAR
Unit 901-6, Tower 2, Metroplaza
223 Hing Fong Road
Kwai Fong, N.T., Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431
China - Shanghai
Room 701, Bldg. B
Far East International Plaza
No. 317 Xian Xia Road
Shanghai, 200051
Tel: 86-21-6275-5700
Fax: 86-21-6275-5060

## China - Shenzhen

Rm. 1812, 18/F, Building A, United Plaza
No. 5022 Binhe Road, Futian District
Shenzhen 518033, China
Tel: 86-755-82901380
Fax: 86-755-8295-1393

## China - Shunde

Room 401, Hongjian Building, No. 2
Fengxiangnan Road, Ronggui Town, Shunde
District, Foshan City, Guangdong 528303, China
Tel: 86-757-28395507 Fax: 86-757-28395571

## China - Qingdao

Rm. B505A, Fullhope Plaza,
No. 12 Hong Kong Central Rd.
Qingdao 266071, China
Tel: 86-532-5027355 Fax: 86-532-5027205

## India

Divyasree Chambers
1 Floor, Wing A (A3/A4)
No. 11, O'Shaugnessey Road
Bangalore, 560 025, India
Tel: 91-80-22290061 Fax: 91-80-22290062

## Japan

Benex S-1 6F
3-18-20, Shinyokohama
Kohoku-Ku, Yokohama-shi
Kanagawa, 222-0033, Japan
Tel: 81-45-471-6166 Fax: 81-45-471-6122

## Korea

168-1, Youngbo Bldg. 3 Floor
Samsung-Dong, Kangnam-Ku
Seoul, Korea 135-882
Tel: 82-2-554-7200 Fax: 82-2-558-5932 or

## 82-2-558-5934

## Singapore

200 Middle Road
\#07-02 Prime Centre
Singapore, 188980
Tel: 65-6334-8870 Fax: 65-6334-8850

## Taiwan

Kaohsiung Branch
30F-1 No. 8
Min Chuan 2nd Road
Kaohsiung 806, Taiwan
Tel: 886-7-536-4818
Fax: 886-7-536-4803

## Taiwan

Taiwan Branch
11F-3, No. 207
Tung Hua North Road
Taipei, 105, Taiwan
Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

## EUROPE

## Austria

Durisolstrasse 2
A-4600 Wels
Austria
Tel: 43-7242-2244-399
Fax: 43-7242-2244-393

## Denmark

Regus Business Centre
Lautrup hoj 1-3
Ballerup DK-2750 Denmark
Tel: 45-4420-9895 Fax: 45-4420-9910

## France

Parc d'Activite du Moulin de Massy
43 Rue du Saule Trapu
Batiment A - ler Etage
91300 Massy, France
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

## Germany

Steinheilstrasse 10
D-85737 Ismaning, Germany
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44
Italy
Via Quasimodo, 12
20025 Legnano (MI)
Milan, Italy
Tel: 39-0331-742611
Fax: 39-0331-466781

## Netherlands

Waegenburghtplein 4
NL-5152 JR, Drunen, Netherlands
Tel: 31-416-690399
Fax: 31-416-690340
United Kingdom
505 Eskdale Road
Winnersh Triangle
Wokingham
Berkshire, England RG41 5TU
Tel: 44-118-921-5869
Fax: 44-118-921-5820

